



FIG. 6F

PLL SYSTEM  
LEVEL EQUATIONS  
600F

STABILITY

$$\left\{ \begin{aligned} & \text{PLL.CROSS\_OVER\_FREQ} = \frac{\text{LER}(\text{PFD.GAIN}) (\text{CP/IP}) (\text{VCO.GAIN})}{\text{DIV.M}} \leftarrow 631 \\ & \text{PLL.PHASE\_MARGIN} = \frac{\pi}{2} - \frac{1}{\text{PLL.CROSS\_OVER\_FREQ} (\text{LFR}) (\text{LFC2}) - \text{PLL.CROSS\_OVER\_FREQ} (\text{VCD.TAU3})} - \text{PLL.CROSS\_OVER\_FREQ} (\text{LFR}) (\text{LFC2}) \leftarrow 632 \end{aligned} \right\}$$

PEAK  
JITTER

$$\left\{ \begin{aligned} & \text{PLL.CROSS\_OVER\_FREQ} \leq \text{PLL.CROSS\_OVER\_FREQ\_USER\_SPEC} \leftarrow 633 \\ & \text{PLL.PHASE\_MARGIN} \geq \text{PLL.PHASE\_MARGIN\_USER\_SPEC} \leftarrow 634 \\ & \text{PLL.PEAK\_JITTER} = \frac{\text{VCO.KAPPA} (2\pi)^{0.5} (\text{DIV.M})^{0.5} (\text{LFC1})^{0.5}}{(\text{PFD.GAIN})^{0.5} (\text{CP/IP})^{0.5} (\text{VCO.GAIN})^{0.5}} + \frac{3(\sin[\frac{\pi}{2}(\text{SEC.TRESET}) (\text{PLL.INPUT\_REF\_SIGNAL\_FREQ})] (\text{CPDELTA\_IP}) (\text{VCO.GAIN}) (\text{LFR}) \propto (\text{LFR}) (\text{LFC2}) 2\pi (\text{PLL.INPUT\_REF\_SIGNAL\_FREQ})}{\pi^2 (\text{PLL.INPUT\_REF\_SIGNAL\_FREQ}) (\text{DIV.M})} \leftarrow 635 \\ & \text{PLL.PEAK\_JITTER} \leq \text{PLL.PEAK\_JITTER\_USER\_SPEC} \leftarrow 636 \end{aligned} \right\}$$

POWER  
SUPPLY  
REJECTION

$$\left\{ \begin{aligned} & \text{PLL.VDD\_DC} = \text{VCO.VDD\_DC} \leftarrow 637 \\ & \text{PLL.VDD\_DC} \leq \text{PLL.VDD\_DC\_USER\_SPEC} \leftarrow 638 \end{aligned} \right\}$$




FIG. 7C




FIG. 7D